Plan 9 from Bell Labs’s /usr/web/sources/patch/applied/vesa-mtrr-optional/readme

Copyright © 2021 Plan 9 Foundation.
Distributed under the MIT License.
Download the Plan 9 distribution.


This patch makes the kernel VESA driver silently ignore failure to
enable write-combining for the frame-buffer region using MTRR's.

I have a Toshiba Libretto 50CT which has an original Pentium processor
(P54C) which doesn't have MTRR's.  Since write combining is a performance
optimization, not a correctness issue, I'd rather have a slow /dev/draw
(which I'm already used to on that machine) instead of none at all.

Bell Labs OSI certified Powered by Plan 9

(Return to Plan 9 Home Page)

Copyright © 2021 Plan 9 Foundation. All Rights Reserved.
Comments to [email protected].